LD<31..0>

IC3 SOIC FCT240 — D21 TIL264 — VCC — GND — OE

URL<3>	17	A3	Y3	3
URL<2>	15	A2	Y2	5
URL<1>	13	A1	Y1	7
URL<0>	11	A0	Y0	9

R48 R49 R50 R51

IC3 SOIC FCT240 — TIL271 TIL261 TIL261 TIL261 D14 D15 D19 D20 — TIL271 D13 — VCC — GND — OE

LCLK_LED	2	A3	Y3	18
LDOWN_LED	4	A2	Y2	16
UDW<1>	6	A1	Y1	14
UDW<0>	8	A0	Y0	12

R41 R42 R46 R47 R40

IC2 SOIC FCT240 — TIL261 TIL261 TIL261 TIL261 D16 D18 D17 D12 — VCC — GND — OE

URESET_LED	15	A3	Y3	5
UTDO_LED	11	A2	Y2	9
UXOFF_LED	13	A1	Y1	7
RES2_LED	17	A0	Y0	3

R43 R45 R44 R39

IC2 SOIC FCT240 — TIL261 TIL261 TIL261 D9 D10 D11 — VCC — GND — OE

LCTRL_LED	2	A3	Y3	18
LDERR_LED	4	A2	Y2	16
LWEN_LED	6	A1	Y1	14
RUN_LED	8	A0	Y0	12 RUN_LED_BUF

R36 R37 R38

IC1 SOIC FCT240 — D1 TIL264 — VCC — GND — OE

31 LD<31>	11	A3	Y3	9
30 LD<30>	13	A2	Y2	7
29 LD<29>	15	A1	Y1	5
28 LD<28>	17	A0	Y0	3

R4 R5 R6 R7

IC1 SOIC FCT240 — D2 TIL264 — VCC — GND — OE

27 LD<27>	2	A3	Y3	18
26 LD<26>	4	A2	Y2	16
25 LD<25>	6	A1	Y1	14
24 LD<24>	8	A0	Y0	12

R8 R9 R10 R11

IC4 SOIC FCT240 — D3 TIL264 — VCC — GND — OE

23 LD<23>	11	A3	Y3	9
22 LD<22>	13	A2	Y2	7
21 LD<21>	15	A1	Y1	5
20 LD<20>	17	A0	Y0	3

R12 R13 R14 R15

IC4 SOIC FCT240 — D4 TIL264 — VCC — GND — OE

19 LD<19>	8	A3	Y3	12
18 LD<18>	6	A2	Y2	14
17 LD<17>	4	A1	Y1	16
16 LD<16>	2	A0	Y0	18

R16 R17 R18 R19

IC5 SOIC FCT240 — D5 TIL264 — VCC — GND — OE

15 LD<15>	17	A3	Y3	3
14 LD<14>	15	A2	Y2	5
13 LD<13>	13	A1	Y1	7
12 LD<12>	11	A0	Y0	9

R20 R21 R22 R23

IC5 SOIC FCT240 — D6 TIL264 — VCC — GND — OE

11 LD<11>	2	A3	Y3	18
10 LD<10>	4	A2	Y2	16
9 LD<9>	6	A1	Y1	14
8 LD<8>	8	A0	Y0	12

R24 R25 R26 R27

IC6 SOIC FCT240 — D7 TIL264 — VCC — GND — OE

7 LD<7>	17	A3	Y3	3
6 LD<6>	15	A2	Y2	5
5 LD<5>	13	A1	Y1	7
4 LD<4>	11	A0	Y0	9

R28 R29 R30 R31

IC6 SOIC FCT240 — D8 TIL264 — VCC — GND — OE

3 LD<3>	8	A3	Y3	12
2 LD<2>	6	A2	Y2	14
1 LD<1>	4	A1	Y1	16
0 LD<0>	2	A0	Y0	18

R32 R33 R34 R35

CP1 CP2 GND

DRAWING SLIDAS
LAST_MODIFIED=Mon Mar 10 15:31:47 1997

REF: SLIDAS.LOGIC.1.2

CERN CN/CE
DIV. ECP EDU/DQ
1211 GENEVA 23
SWITZERLAND

TITLE: S-LINK DATA SOURCE

ABBREV: SLIDAS | PAGE: 2/3

FILE: S-LINK/PCB/680-1110-500/SLIDAS/LOGIC.1.2

DESSIN: PH. BRODIER-Y. | ETUDE: | DATE: